Abstract: This paper deals with the design and optimization of mesh-based power/ground network for cell-based VLSIs with macro cells. These macro cells absorb a lot of current, furthermore, the current that each pin of the macro cell absorbs is not known, which introduces a new problem to the design of power routing. This problem hasn't been discussed so far. In this paper, a new algorithm is presented to solve this problem. The algorithm includes 3 sub-algorithms: searching feasible solution, cutting branches and minimizing strap width. The algorithm has achieved the object which minimize the area of power straps with high running speed.
Introduction
Power and ground (p/g) distribution is always very important in the design of VLSIs because p/g nets cover a large portion of chip area. So it's often given the first priority in routing process. There are two basic problems in the design and optimization of p/g nets. The first is the undesirable wear-out of metal wiring caused by electromigration, and the second is the narrowing margins caused by voltage drops. Increasing wire width can solve these problems. However, it is too expensive to use the wiring resource freely. Consequently, it is necessary to minimize the area plg nets used.
Generally speaking, p/g nets design consists of two main tasks. Firstly, a topology, which can be treesii1 and is constructed. Secondly, the area of p/g nets is minimized. Many studies on p/g design have been published, but most of them assumed single-layer routing without the use of vias and only single power supply pad is available. However, with the recent progress of technology, the routing can be done in 3 to 5 layers. Those conventional methods for p/g nets design are not suitable to modem cell-based design.
As Figure 1 shows, the p/g nets of cell-based VLSIs include mandatory wiring including peripheral power buses, power pads, basic rows and power rails. Mandatory wiring is predetermined by its die size and chip architecture. The wiring width of power rails is fixed. Recently, power enhancement straps as figure 1 shows are used to improve reliability and quality of power supply because of the increasing of VLSI scale. At first enhancement power straps are added manually by chip designers. There is no theoretical basis for the addition of these straps, and also they will consume many wiring resources.
How to add these straps and minimize their area hadn't been discussed until Takashi and Kuh presented a methodl'l to optimize p/g nets for cell-based VLSIs. They assume the topology is fixed and only minimize the strap width by Feasible direction method, but it has some disadvantages: 1) The p/g topology is not optimized. 2) It consumes a great deal of running time and memory. 3) After the optimization, it has a solution in floating point domain, and maybe there is no feasible solution in integer domain. To overcome these disadvantages, we had presented a method[" to do the topology optimization and width optimization at the same time and get good results for cellbased VLSIs.
However, cell-based VLSIs often contain some macro cells, which absorb much more current than small ones. so it's a big problem to supply the current to macro cells without the violation of circuit constraints. Obviously. the sum of the current which macro cells absorb is known. If the absorbing current of macro cell's pins is known. we can still use algorithm17' to design and optimize p/g nets with only small changes; otherwise, the problem is difficult to solve because the p/g nets should meet all cases 110 matter what the absorbing current of the macro cell's pins are. It seems that there is no method presented to deal with this case up to now.
In this paper, an efficient algorithm is proposed to solve this problem. Our algorithm has 3 steps, At first. it can tind a topology that has the minimal number of straps by the method of branch-and-bound without violating the constraints, then some of the strap branches will be cut. at last the width of the straps is minimized.
Mesh-Based Power and Ground Network Model With Macro Cells
To supply the current to macro cell. we place a power 0-7803-5012-X /99/$10.00 01999 IEEE.
ring around it. The pins of macro cell connect to power ring, through which the pins absorb current. The width and location of power ring is also fixed. The power rails and straps connect to the power ring as Figure 2 shows. Figure 3 shows the equivalent circuit of the power and ground network. The nodes on the power ring around macro cell can be divided into two types. The first type is the node which absorbs the current. These nodes are the points at which the pins of macro cell connect to the power ring. The second type is the node which connect to power rails and power straps. For simplicity, we only consider power nets in this paper, and the ground is the same as the power.
Problem Formulation
In order to formulate the problem, we first have the following definitions:
N, : Set of all nodes. pt is one of the power pad nodes, path (pt, i) represents the whole path between node pt and i. Elecfromigrution Constraints : For all the branches in the circuit, the maximum current constraints due to electromigration are determined as follows:
I I I J i~N h
Circuifs Constraints : The power and ground routing should also obey Kirchhoff's current law (KCL) and voltage law (KVL). In this paper, we use the node voltage equation set to represent Kirchhoffs law. In this equation set, we assume the node voltages as the variables and the current of the branches can be calculated from its two connected node voltages. For all branches we also have 
Solution Method
Our algorithm has three steps. In each step. we ought to check a topology feasible or unfeasible. A feasible topology doesn't violate the constraints no matter what the current distribution of macro cell is. To solve this problem we first build the theoretical basis of our algorithm.
Theoretical Basis

The solution field in this problem is S = { Y I G Y~B ) .
Obviously, S is a linear system, which is a convex set.
Similarly, Q is a bounded convex set too. We present a theorem as below:
Inclusive Theorem : Set S is a convex set, Q is a bounded convex set which has the finite polar points I ( ' ) 3 1(2) 9 , ... I(Kwwrrr), Nvertex is the number of Q's polar points, then
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Since Q is a bounded convex set, it has the finite polar points I(') 9 $ 9
... j(~\'lvrrer) . Because all the polar points of Q are in the set S as we set, each element of Q can be represented by a convex combinations of some elements of S. For S is a convex set, we can prove that Q _cS due to the definition of convex set.
This conclusion can be illustrated in 2 dimension as the Figure 4 shows. The polar points of Q is a, b and c. If all these polar points belong to S, we can say that Q belongs to S.
S
Figure 4 The case in two dimension
The next problem is how to obtain polar points of Q.
Because Q is a bounded super plane, the polar points of Q are very simple. The kth vertex of Q is ( I, = 0, I, = 0, -,Ik= Iring, -; INWrleX= 0 ). Therefore, when we test a topology feasible or not, we can set the absorbing current of a certain pin of macro cell as Iring and others as zero in tum. If all polar points of this topology do not violate the constrains, it is a feasible solution. The number of polar points equals to that of macro cell's pins which does not changed.
Feasible Topology Searching with Minimal Number of Straps
We use the method of branch-and-bound and heuristic information to search the feasible topology which has the minimal number of straps.
At the beginning of the algorithm, the boundary of branch-and-bound is set as the number of power rails of the chip, and the initial topology have no straps. We use a binary number to represent the strap topology and the digit of this number equals to the number of the straps. For example, if there are 3 strap channels, the initial topology can be represented as 000 to show that there are no straps used.
If we find a topology violates the constraints. we will test its sons. For instance, the topology 000 has 3 sons which are 100,010,001. When we find a feasible topology. the number of straps this topology uses becomes the new boundary. If a topology has the number of straps no less than the boundary, it will be not searched.
The searching procedure can use the method of recurrence['l to search the feasible topology. However. recurrence consumes a great deal of time and memory. Furthermore, it is very difficult to use the heuristic information in the searching process. So in our method. we use non-recurrence instead of recurrence. At first. we build a searching chain, then insert the initial topology into this chain. If this topology violate the constraints, the sons of the current topology are inserted into the chain. We use heuristic information to decide the order in which the sons of current topology insert the chain. This inserting order determines the searching order and leads to different experimental result and running time.
In this paper we use two kinds of heuristic information. The first one is very simple and direct: because the absorbing current of macro cell is much larger than other cells, we first search the topology which has more straps intersecting with the macro cell. The second one is a little more complex: we have noticed that the constraint violations always occur near the power pads. It is because that the current which the power pads bring about will spread around them, that is to say, the closer to the power pad, the more easily the branches current violate the constraints. To disconcentrate the current around the power pad we first compute the distance from each strap of a topology to its nearest power pad. then get the average of them. The topology with the small average will be searched earlier. The method which uses the second heuristic information has the better result than the first one.
By the method of branch-and-bound and heuristic information we can not only assure to find the feasible solution which has the minimal number of straps in the full solution field, if it exists, but also spare a lot of running time and memory.
Branch Cutting and Width Minimization
After the searching process, some of the strap branches of minimized topology can be cut under the constraints. We define a testing current and its lower bound, upper bound and the increment. First, testing current eqiials to lower bound. We check current topology by cutting the branches whose current is smaller than testing current. If this new topology violates constraints. current topology will remain itself and the increment is added to testing current, then new topology is checked by neiv testing current again; if the new topology doesn't violate the constraints, the topology will be updated by the new one and testing current come back the lower bound. This process will iterate until testing current is beyond the upper bound of the testing current. Besides, if the number of strap branches which current is smaller than the testing current last time, the testing current will not detect this current topology and increase by the increment directly. From the experiments, this procedure can spare a lot of running time.
During the width optimization, we use dichotomy method. Upper width bound is the width of peripheral buses, and lower bound is the width of power rails. The experimental results shows the procedure of width optimization reduces the area of straps by more than ten percents.
Experimental Result
This algorithm has been implemented with language 
Conclusion
In this paper a method is proposed to design and optimize the mesh-based power network which has macro cells in cell-based VLSIs. At first we use branch-andbound method and two kinds of -heuristic information to find a topology which has the least number of straps, then we cut some strap branches and minimize the strap width to reduce the wring source of straps. This algorithm has obtained a good result with a very high speed. Furthermore, in the searching process, we build a searching chain which can use the heuristic information flexibly. So this algorithm can be easily extendible by using different heuristic information.
